Highly Pipelined Parallel Architecture
نویسندگان
چکیده
Despite the fact that realistic images can be generated by ray-tracing and radiosity shading, these techniques are impractical for scenes of high complexity because of the extremely high time cost. Several attempts have been made to reduce image synthesis time by using parallel architectures, but they still suffer from communication problems. In this paper, we present a new space partitioning which is adaptive to the local environment seen by a bundle of rays. Two tracking mechanisms are embedded to guarantee adaptation. When using a shared memory parallel architecture, the communication load between the host and the PEs can be alleviated with this approach. Furthermore, the partitioning provides a better balancing between processing throughput and I/O bandwidth which will enhance the pipelinability of computations, especially when a high speed cache memory is allowed for each PE. Combining those factors, a highly pipelined parallel architecture can be used to accelerate computations in ray-tracing and radiosity methods. The technique has been tested on different scenes with randomly generated patches in a 2D setting. When compared with the conventional technique, promising results have been observed. This technique can be easily extended to 3D.
منابع مشابه
Efficient implementation of low time complexity and pipelined bit-parallel polynomial basis multiplier over binary finite fields
This paper presents two efficient implementations of fast and pipelined bit-parallel polynomial basis multipliers over GF (2m) by irreducible pentanomials and trinomials. The architecture of the first multiplier is based on a parallel and independent computation of powers of the polynomial variable. In the second structure only even powers of the polynomial variable are used. The par...
متن کاملA Programmable and Highly Pipelined PPP Architecture for Gigabit IP over SDH/SONET
This paper details the implementation of a highly pipelined 2.5 Gbps Point-to-Point-Protocol Packet Processor (P) aimed for the latest System-on-a-Programmable-Chip (SoPC) technology. Throughput rates beyond 2.5 Gbps based on FPGA technology could be achieved by designing a new highly pipelined and parallel processing architecture for frames and datagrams. A novel pipelined data sorting mechani...
متن کاملParallel Form of the Pipelined Intermediate Architecture for Two-dimensional Discrete Wavelet Transform
Abstract A lifting-based VLSI architecture for twodimensional discrete wavelet transform (2-D DWT) for 5/3 and 9/7 algorithms, called, pipelined intermediate architecture was proposed by Ibrahim et al., which aim at reducing power consumption of the overlapped external memory access without using the expensive line-buffer. In this paper, we explore parallelism in order to best meet real-time ap...
متن کاملIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION ( VLSI ) SYSTEMS 1 Synthesis of Pipelined DSP
1 Synthesis of Pipelined DSP Accelerators with Dynamic Scheduling P. Schaumont, B. Vanthournout, I. Bolsens, H. De Man, Fellow, IEEE Abstract|To construct complete systems on silicon, application speci c DSP accelerators are needed to speed up the execution of high throughput DSP algorithms. In this paper, a methodology is presented to synthesize high throughput DSP functions into accelerator p...
متن کاملA Parallel Pipelined Computer Architecture for Digital Signal Processing
This paper presents a parallel pipelined computer architecture and its six network configurations targeted for the implementation of a wide range of digital signal processing (DSP) algorithms described by both atomic and large grain data flow graphs. The proposed architecture is considered together with programmability, yielding a system solution that combines extensive concurrency with simple ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011